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Charge storage characteristics of ultra-small Pt nanoparticle embedded devices were characterized
by capacitance-voltage measurements. A unique tilt target sputtering configuration was employed
to produce highly homogenous nanoparticle arrays. Pt nanoparticle devices with sizes ranging from
0.7 to 1.34 nm and particle densities of 3.3–5.9 1012 cm2 were embedded between atomic
layer deposited and e-beam evaporated tunneling and blocking Al2O3 layers. These GaAs-based
non-volatile memory devices demonstrate maximum memory windows equivalent to 6.5 V.
Retention characteristics show that over 80% charged electrons were retained after 105 s, which is
promising for device applications.VC 2011 American Institute of Physics. [doi:10.1063/1.3625426]
Si-based floating gate non-volatile memories1 have expe-
rienced significant growth in mobile data storage applications.
Even more, discrete nanocrystal/nanoparticle (metal) embed-
ded devices are also attractive because of the lateral isolation
of each storage site. Sub-2 nm platinum (Pt) nanoparticle
embedded non-volatile memory devices with controllable
(1–4.3 V) memory windows under low programming/erasing
(P/E) voltages2 were recently reported where nanoparticles
smaller than 2 nm demonstrate Coulomb blockade effect.3 In
this study, we explore ultra-small Pt nanoparticle embedded
GaAs metal-oxide-semiconductor (MOS) structures for opera-
tion at room temperature.
Replacing Si with GaAs offers unique performance
capabilities, particularly for memory devices.4 The charging
effect, however, influences carrier leakage through the Al2O3
and is sensitive to temperature (due to thermal excitation).5
For GaAs memory devices, several issues include: (i) deposi-
tion of dielectric layers onto the GaAs surface and Fermi
level pinning from high density surface states6 and (ii) diffi-
culty with producing high quality oxide/GaAs interfaces to
allow controlled charge transfer, which is associated with
native/deposited oxides at the GaAs surface.7–9 Appropri-
ately, efforts have included surface passivation and interfa-
cial cleaning techniques to perfect the interface.10–13 Atomic
layer deposition (ALD) has also been employed to synthe-
size high-quality gate dielectrics onto GaAs and has shown
suppressed interface trap densities with proper post-deposi-
tion annealing.14 Here, we report charge storage characteris-
tics of GaAs MOS structures with high-density ultra-small Pt
nanoparticles between ALD tunneling and e-beam evapo-
rated blocking Al2O3 layers. The nanoparticle formation uti-
lizes a unique tilted-target sputter (TTS) configuration
producing low density and low energy metal atoms, from
which highly homogenous Pt nanoparticles in the sub-2 nm
range are observed. In TTS configuration, dimensions of Pt
nanoparticles can be controlled by varying deposition time
and power. Room temperature capacitance-voltage (C-V)
and conductance-voltage (G-V) measurements show memory
effects due to electron charging via Pt nanoparticles, which
is in contrast to observations attributed to trapped sites
between Al2O3 and GaAs.
In this study, memory devices were fabricated using p-
type GaAs (100) substrates. Fabrication steps include: wafer
degreasing, wafer cleaning in HCl:H2O (1:5), sulfur passiva-
tion in NH4S2 (40%–48% by weight in H2O) at room tem-
perature, 3 nm thick ALD deposited Al2O3 tunnel dielectric
at 200 C, post-deposition annealing using rapid thermal
annealing in N2 at 400
C, and Pt nanoparticle deposition
using TTS configuration. With TTS configured at 23.8
angle, deposition time and power were varied producing
nanoparticle arrays with sizes 0.7-1.34 nm and densities
3.3–5.9 1012 cm2. Twenty nanometer thickAl2O3 block-
ing layers were then deposited by e-beam evaporation, and
H2 annealed at 260
C. Ti electrodes were then patterned
using a shadow mask.
Pt nanoparticles were also deposited on Al2O3 (5 nm)
coated carbon grids for transmission electron microscopic
(TEM) imaging (Figure 1). Nearly homogeneous particle
arrays were obtained unlike that observed in other dewetting
techniques.15,16 Particle size homogeneity can be attributed
to shadowing effect caused by the angular flux and low
energy metal atoms in the deposition regime for particle
formation.
C-V measurements were executed under dark conditions
with a voltage step of 0.1 V and a 30 mV ac signal at fre-
quencies varying from 10 kHz to 1 MHz. Figure 2 shows the
frequency dependent C-V curves of the control sample and
the Pt nanoparticle embedded memory devices. This data are
evident that the memory window was independent of fre-
quency from 10 kHz to 1 MHz, indicating that the obtained
charging effect originates from Pt nanoparticles, not the
trapped states in Al2O3 or Al2O3/GaAs interfaces. Figure 3
shows C-V curves of the control sample and the Pt
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nanoparticle embedded memory device under various sweep-
ing gate voltages. Samples did not reach saturation in the
accumulation region because of quantum mechanical tunnel-
ing from the ultra-thin tunneling layer.17 The control sample
shows an approximate initial flatband voltage, VFB¼4 V
(and 0.5 V negligible hysteresis), which is attributed to
traps developed during fabrication of the two Al2O3 layers.
VFB for the smallest nanoparticles varied with voltage sweep
(Figure 3(b)), but for the purpose of measuring flatband shift-
ing (DVFB), VFB was assumed to be 1.8 V at 62 V. Coun-
terclockwise hysteresis loops shown to indicate electron
injection under positive voltage for P-modes and hole injec-
tion under negative voltage for E-modes. Unlike 3–4 nm
AuPd nanoparticle embedded metal-insulator-semiconductor
field-effect transistors (MISFETs),10 charge storage was
demonstrated at room temperature due to high quality Al2O3
tunneling layer and ultra-small particles.
Memory devices (1.08 nm and 1.34 nm particle
arrays) exhibited adverse initial charging effects, as shown
in Figures 3(c) and 3(d). This demonstrates that larger par-
ticles produce initial charging due to weaker Coulomb block-
ade effect. Using an approximation for the self-capacitance
(C) of a single nanoparticle, Coulomb charging energies, q2/
2C (where C is the self-capacitance18), were calculated and
ranged from 170-320 meV.
Although the Coulomb charging energies for all samples
are above kT (25 meV), very thin tunnel layers increase leak-
age, thus requiring larger Coulomb blockade effect to con-
fine charges. Figure 4 illustrates C-V and G-V curves for
smaller nanoparticles at 610 V voltage sweep. Here, the
conductance peaks are positioned close to VFB in both for-
ward/reverse directions. The hysteresis characteristics
observed can be attributed to electrons trapped in or at the
interface of the embedded Pt-nanoparticle.19
The change in DVFB was also calculated, where DVFB
increased under both the P/E directions due to an increase in
FIG. 1. (Color online) TEM images and particle size distribution (inset) (a)
0.696 nm nanoparticles, (b) 1.08 nm nanoparticles, (c) 1.34 nm
nanoparticles.
FIG. 2. (Color online) Normalized frequency dependent C-V curves of (a)
control, (b) 0.696 nm nanoparticles, (c) 1.08 nmnanoparticles, (d) 1.34
nm at frequencies 10 kHz to 1 MHz.
FIG. 3. (Color online) Normalized C-V curves of (a) control, (b) 0.696
nm nanoparticles, (c) 1.08 nmnanoparticles, (d) 1.34 nm nanoparticles
samples under different sweeping gate voltages.
FIG. 4. (Color online) C-V versus G-V curves for 0.696 size nanoparticles
(610 V bi-direction sweep).
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Pt nanoparticle stored charges. The forward/reverse C-V
sweeps also revealed that the maximum magnitude of charge
storage effect was 6.5 V. Using the relationship, N ¼ CoxDVFBqA ,
where N is the trapped charge density, Cox is the accumula-
tion capacitance, and A is device area, the maximum electron
charge density (6.75 1012 cm2) and particle density
(3.294 1012 cm2) was determined revealing that
approximately two electrons are stored in or at the interface
of a single Pt nanoparticle. The initial stressing for retention
measurements confirms that electrons have been trapped in
Pt nanoparticles. An initial loss of 6.3% was demonstrated
after 10 s (due to back electron tunneling), and as illustrated
in Figure 5, charge losses up to 16.8% of the initial charge
values were observed after 105 s, which demonstrates the
feasibility of these structures in non-volatile memory.
In summary, near homogenous ultra-small Pt nanopar-
ticles between ALD and e-beam deposited Al2O3 layers in
GaAs MOS structures revealed a charge storage effect with a
maximum flatband voltage shift of 6.5 V. Test structures
demonstrated 83% retention after 105 s. These dielectric
layers together with the use of ultra-small Pt nanoparticle
could lead to room temperature operation of GaAs non-vola-
tile memory applications.
This work was supported by the National Science Foun-
dation under Grant No. GOALI-0523656.
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FIG. 5. Retention characteristics of the Pt nanoparticle embedded GaAs
memory device.
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